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 Abstract--The modular multilevel converter (MMC) is 
attractive for medium/high-voltage and high-power applications 
because of the advantages of its high modularity, availability and 
high power quality. Due to chemical process, aging effect, etc., the 
capacitor in the submodule (SM) of the MMC would gradually 
deteriorate and the capacitance would drop, which would cause 
unbalanced SM power losses distribution in the same arm of the 
MMC and affect the reliability of the MMC. This paper proposed 
an equivalent-reference (ER) control method, which can 
effectively realize balanced SM power losses distribution in the 
same arm of the MMC through the voltage-balancing control for 
the virtual capacitor voltages in the MMC under the capacitor 
deterioration. The proposed ER control can effectively improve 
the reliability of the MMC with the balanced SM power losses 
distribution in the MMC under capacitor deterioration. The 
simulation studies with the time-domain professional tool 
PSCAD/EMTDC are conducted and a down-scale MMC 
prototype is also tested with the proposed control strategy. The 
study results confirm the effectiveness of the proposed control 
strategy. 
Index Terms— Capacitor deterioration, control strategy, 
modular multilevel converter, power losses. 
I.  INTRODUCTION 
ODULAR multilevel converters (MMCs) have becomes 
increasingly attractive for medium/high-voltage and 
high-power applications with the advantages such as the 
excellent output voltage waveforms and very high efficiency [1, 
2]. A multilevel voltage can be produced with the flexible 
operation of the MMC while reducing average switching 
frequency without compromising the power quality [3, 4]. 
Recently, due to the easy construction, assembling, and 
flexibility in converter design, the MMC becomes promising 
for various applications such as machine drives [5], electric 
railway supplies [6] and microgrid [7]. 
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Reliability is one of the most important issues for the MMC, 
because the MMC is composed of a large number of devices 
such as switch, diode and capacitor, where each device can be 
considered as a potential failure point [8], [9]. The electrolytic 
capacitor is widely considered for the MMC in some 
applications such as motor drive and microgrid [5], [7], [10-13] 
because of its feature such as high capacitance per unit volume. 
Due to the chemical process, aging effect, etc., the capacitor in 
the MMC would gradually deteriorate, which is normally 
expressed by the capacitance drop [14, 15]. Normally, the 
deteriorated capacitor needs be replaced until its capacitance 
drops below the threshold value, such as 80% of the rated 
value [14]. 
Recently, several methods have been presented to monitor 
capacitance in the MMC. Reference [14] introduces a 
capacitor condition monitoring scheme for the MMC, where 
the capacitance in the MMC is estimated by a recursive least 
square algorithm based on the capacitor voltage, arm current 
and switching state. Reference [15] presents a capacitor 
condition monitoring scheme based on a Kalman filter 
algorithm, where the capacitance in the MMC is estimated 
based on the capacitor voltage and current. Reference [16] 
presents a simple capacitor monitoring algorithm based on the 
relationship between the reference SM capacitance and the 
monitoring SM capacitance. The above literature can 
effectively estimate the capacitance in the MMC with very 
high accuracy and the error is less than about 1%. 
Owing to capacitor deterioration, the MMC would be 
operated with different capacitances in the different SMs. It 
would affect the performance of the MMC, especially the SM 
power losses in the arm of the MMC, which would affect aging 
of semiconductors and lifetime of SMs. Reference [17] 
presents an active power losses distribution method for the 
MMC based on circulating currents at fundamental frequency, 
second harmonic and dc voltage offset on the converter 
voltage waveform, which can change the balance of power 
losses between the top switch and bottom switch in each SM. 
However, it can not balance the power losses distribution 
among the SMs in the arm under capacitor deterioration. 
Reference [18] presents an SM level power loss balancing 
control for the MMC based on switching loss model, 
unbalance degree extractor, power level balancing control 
regulator and enable module. However, it only reduces the 
imbalance of the SM switching losses distribution in the arm. 
It also only considers the whole SM switching loss and it does 
not consider the switching losses balancing distribution for 
each type semiconductor among the SMs in the arm. In 
addition, the real-time calculation of each semiconductor 
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switching losses and unbalance degree also increases the 
computation amount. Reference [19] presents the switching 
balancing (SB) algorithm and total losses balancing (TLB) 
algorithm to reduce the SM power losses imbalance in the arm. 
The SB algorithm reduces the SM switching power losses 
imbalance in the arm through equally distributing the number 
of transitions for the SMs in the arm, which can reduce the SM 
power losses imbalance in the arm. The TLB algorithm 
reduces the SM power losses imbalance in the arm based on 
the sum of the SM conduction losses deviation and switching 
losses deviation. However, the SB algorithm only considers 
the switching loss and omits the conducting loss. In addition, 
both SB and TLB algorithms only consider the power loss 
balancing for the whole SM, not for each type semiconductor, 
which can not realize power loss balancing for each type 
semiconductor among the SMs in the arm, which would result 
in different lifetimes for the same type of semiconductors in 
different SMs of the arm. In addition, the real-time monitoring 
of a large number of transitions for each SM and average 
number of transitions, real-time computation of conduction 
losses and switching losses of all semiconductors in each SM 
would increase the computation amount, which would require 
high processing capability for the controller. 
In this paper, the power losses distribution of the MMC 
under capacitance deterioration is analyzed in detail, where the 
capacitor deterioration would cause different equivalent 
references (ERs) for the SMs in the same arm. It would result 
in unbalanced SM power losses distribution in the same arm of 
the MMC and cause different aging speed of semiconductors, 
and therefore affect the reliability of the MMC. In this paper, 
an ER control method is proposed for the MMC under 
capacitor deterioration, where the ERs for the SMs in the same 
arm can be kept close to each other through the voltage-
balancing control for the virtual capacitor voltages. The 
proposed ER control method can effectively balance the SM 
power losses distribution in the same arm of the MMC based 
on the relationship between ER and semiconductor power 
losses in the arm. Therefore, the proposed power losses control 
strategy imposes the reliability of the MMC by improving the 
aging speed of the SMs. In comparison with [18] and [19], the 
primary contributions of this paper include: 1) this paper 
reveals the relationship between the capacitance and 
semiconductor power loss in the SM including conduction loss 
and switching loss; 2) this paper considers power loss 
balancing for both conduction loss and switching loss; 3) the 
proposed method not only can balance the power losses for the 
whole SM, but also can balance the power losses of the same 
type semiconductors in different SMs of the arm; 4) the 
proposed control algorithm is based on the SM capacitance, 
while the change of the SM capacitance is normally quite slow. 
It means that the capacitor value is not necessary to be updated 
in each control period, and accordingly simplifies the 
computation and reduces computation amount. 
This paper is organized as follows. Section II presents the 
operation principle of the MMC. Section III analyses the 
relationship between the ER and the power losses of the MMC 
in detail under capacitor deterioration. Section IV proposes the 
ER control method for the MMC under capacitor deterioration. 
The system simulation and experimental tests are presented in 
Sections V and VI, respectively, to show the effectiveness of 
the proposed power losses control strategy for the MMC. 
Finally, the conclusions are presented in Section VII. 
II.  OPERATION PRINCIPLE OF MMCS 
A three-phase MMC is shown in Fig. 1(a), which has six 
arms. Each arm consists of n SMs and an arm inductor Ls. The 
upper arm and the lower arm in the same phase comprise a 
phase unit. Fig. 1(b) shows the i-th SM (i=1, 2……n) in the 
upper arm of phase A, which contains the top switch/diode 
(Tt/Dt), the bottom switch/diode (Tb/Db), the capacitor Caui and 
the bypass switch [20]. Normally, each SM is controlled with a 
switching function S as 
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Fig. 1.  (a) Block diagram of a three-phase MMC. (b) SM unit. 
Table I shows the two states of the SM. One is “On” state, 
when S is 1. Here, the SM output voltage uaui equals the 
capacitor voltage ucaui. The other one is “Off” state and uaui 
equals 0, when S is 0. In the “On” state, the charge and 
discharge of the capacitor Caui depends on the arm current flow 
direction. If the arm current iua is positive, as shown in Fig. 
1(a), the capacitor in On-state SM would be charged and ucaui 
is increased. If iua is negative, the capacitor in On-state SM 
would be discharged and ucaui is decreased. In the “Off” state 
of the SM, the corresponding capacitor would be bypassed and 
ucaui is unchanged, irrespective of the arm current flow 
direction [21]. 
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TABLE I 
TWO OPERATION STATES OF SMS 
SM 
state 
S Tt Tb uaui iua Caui ucaui 
on 1 on off ucaui 
≥0 Charge Increased 
<0 Discharge Decreased 
off 0 off on 0 ≥0 or <0 Bypass Unchanged 
In Fig. 1(a), suppose that the circulating current is 
suppressed with the method [22], the upper and lower arm 
current iua and ila in the phase A can be described as 

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where Im and α are the peak value and the phase angle of the 
phase current at the ac side of the MMC, respectively. ω is the 
fundamental angular frequency. idc is the current at the dc side, 
as shown in Fig. 1(a). 
According to [23] and [24], the voltage uau in Fig. 1, which 
is the sum of the n series-connected SMs’ output voltage, can 
be expressed as 

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where xer_aui is the ER for the i-th SM. uaui, ucaui and icaui are the 
SM output voltage, capacitor voltage and capacitor current of 
the i-th SM, respectively, as shown in Fig. 1(b). 
III.  ANALYSIS OF MMCS UNDER CAPACITOR DETERIORATION 
A.  Analysis of ERs 
Normally, the chemical process, aging, etc. would cause 
capacitor deterioration, which would result in capacitance drop. 
Here, the deteriorated capacitor needs to be replaced until its 
capacitance drops below the threshold value, such as 80% of 
the rated value [14]. Consequently, the MMC would work with 
the different capacitances in the different SMs. 
Fig. 2 shows the upper arm of phase A, where the 
capacitance Cau1~Caun are supposed to be uncertain. With the 
voltage-balancing control in [22], the capacitor voltages in the 
upper arm of phase A can be kept balanced as 
caucauncaucau uuuu ==== 21                    (6) 
Under the modulation scheme in [22], the synthesized arm 
voltage uau for the upper arm of phase A can be expressed as 
2
1 au
cauau
x
unu
+
=                                (7) 
with 
)sin(  += tmxau                                (8) 
where xau is the reference for the upper arm of phase A. m is 
modulation index. β is the phase angle. 
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Fig. 2.  n series-connected SMs in the upper arm of phase A. 
Substituting (3), (4) and (6) into (7), the relationship 
between xau and xer_au1~ xer_aun can be obtained as 
_
1
1 n
au er aui
i
x x
n =
=                               (9) 
Combining (2), (5), (6) and (8), the (10) can be obtained as 
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1 2
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where Cave is the average capacitance in upper arm of phase A. 
Based on (10) and (11), it can be observed that the ER 
xer_aui for the i-th SM depends on the Caui. Along with the drop 
of Caui, the xer_aui will be reduced, as shown in Table II. On the 
other hand, according to (8) and (10), it can be seen that a dc 
component would be caused in xer_aui, as shown in Table III, as 
follows. 
1) Situation I: if Caui > Cave, xer_aui will be more than xau. 
Here, a positive dc component would be caused in 
xer_aui. If Caui is far more than Cave, the dc component in 
xer_aui would be big. 
2) Situation II: if Caui = Cave, the xer_aui will be equal to xau 
and there is no dc component in xer_aui. 
3) Situation III: if Caui < Cave, the xer_aui will be less than 
xau. Here, a negative dc component would be caused in 
xer_aui. If Caui is far less than Cave, the dc component in 
xer_aui would be small. 
TABLE II 
RELATIONSHIP BETWEEN Caui AND xer_aui 
Caui ER xer_aui 
Drop Reduced 
TABLE III 
DC COMPONENT IN ER 
Situation Caui ER xer_aui DC component in xer_aui 
I > Cave > xau > 0 
II = Cave = xau = 0 
III < Cave < xau < 0 
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Fig. 3 shows the performance of the SMs with various 
capacitances in the arm, which is derived from the simulation 
in Section V. Fig. 3(a) shows the capacitances Cau1~Cau6. The 
other capacitances are all 15 mF. The average capacitance Cave 
in the arm is 14.775 mF. Among Cau1~Cau6, only Cau1 is more 
than Cave and the others are less than Cave. Fig. 3(b) shows the 
dc component in xer_au1~xer_au6, where only the dc component 
in xer_au1 is positive and the dc components in xer_au2~xer_au6 are 
all negative, which verifies the analysis in Table III. In 
addition, Fig. 3(c) shows the relationship among the 
fundamental components in xer_au1~xer_au6, which almost meets 
the (10) and verify the analysis in Table II. 
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Fig. 3.  (a) SM capacitance. (b) DC component in xer_aui. (c) Fundamental 
component in xer_aui. 
B.  SM Conduction Loss 
The conduction situation of the top and bottom 
switch/diode (Tt/Dt and Tb/Db) in each SM, as shown in Fig. 
1(b), is listed in Table IV. The conduction losses of the 
switch/diode are analyzed in detail as follows. 
TABLE IV 
CONDUCTION SITUATIONS IN SM 
iua S 
Semiconductor Current 
Tt Dt Tb Db 
≥0 
1 0 iua 0 0 
0 0 0 iua 0 
<0 
1 iua 0 0 0 
0 0 0 0 iua 
1) Conduction losses Pctt of Tt: arm current iua flows 
through Tt when iua<0 and Saui=1. The Pctt can be 
expressed as [25] 
])([_ auiuacceoauiuaictt SiruSiP −+−=      (12) 
where uceo and rc are switch on-state zero-current 
collector-emitter voltage and collector-emitter on-state 
resistance, respectively. Saui is the switching function 
for the i-th SM, which can be expressed with the 
Fourier series expansion as (1+xer_aui)/2 [24], [26]. 
Therefore, (12) can be rewritten as 
_ _
_
1 1
[ ( ) ]
2 2
er aui er aui
ctt i ua ceo c ua
x x
P i u r i
+ +
= −   +  −  (13) 
2) Conduction losses Pcdt_i of Dt: iua flows through Dt 
when iua≥0 and Saui=1. With the Fourier series 
expansion of Saui, the Pcdt_i can be expressed as 
_ _
_
1 1
[ ]
2 2
er aui er aui
cdt i ua ceo c ua
x x
P i u r i
+ +
=   +        (14) 
3) Conduction losses Pctb_i of Tb: iua flows through Tb 
when iua≥0 and Saui=0. With the Fourier series 
expansion of Saui, the Pctb_i can be expressed as 
_ _
_
1 1
(1 ) [ (1 )]
2 2
er aui er aui
ctb i ua ceo c ua
x x
P i u r i
+ +
=  −  +   −  (15) 
4) Conduction losses Pcdb_i of Db: iua flows through Db 
when iua<0 and Saui=0. With the Fourier series 
expansion of Saui, the Pcdb_i can be expressed as 
_ _
_
1 1
(1 ) [ ( ) (1 )]
2 2
er aui er aui
cdb i ua ceo c ua
x x
P i u r i
+ +
=  −  +  −  − (16)                              
From (13)~(16), it can be observed that the conduction loss 
of the Tt/Dt and Tb/Db in the i-th SM is related to the ER xer_aui, 
as shown in Table V. Combining (10) and (13)~(16), it can be 
seen that the capacitor Caui drop causes reduced xer_aui, which 
reduces Pctt_i, Pcdt_i and increases Pctb_i, Pcdb_i in the i-th SM. 
TABLE V 
CONDUCTION LOSSES OF SM 
Caui ER xer_aui 
Top Switch/Diode Bottom Switch/Diode 
Tt Dt Tb Db 
Pctt_i Pcdt_i Pctb_i Pcdb_i 
Drop Reduced Reduced Reduced Increased Increased 
C.  SM Switching Loss 
Based on above analysis, although all capacitor voltage in 
the arm are kept balanced with the voltage-balancing control, 
the drop of the capacitance Caui reduces ER xer_aui for the SM, 
which would result in different switching frequencies and 
different switching losses for these SMs in the same arm. 
Under the voltage-balancing control method in [22], it is 
possibility that the SM with the dropped Caui would reduce its 
switching time to reduce ER xer_aui. Consequently, the 
capacitance drop would reduce SM switching frequency and 
decrease SM switching losses, as shown in Table VI. 
TABLE VI 
TREND OF SWITCHING LOSSES IN SMS 
Caui 
ER 
xer_aui 
Trend of SM 
switching frequency 
Switching 
losses 
Drop Reduced Reduced Reduced 
Fig. 4 shows the SM losses with various capacitances in the 
same arm, which is derived from the simulation in Section V. 
The Infineon IGBT FZ1200R17HP4 is used in the MMC, 
where the losses are calculated based on the simulated current 
waveforms and the semiconductor specifications from the 
manufacturer. The junction temperature is considered to be 
125oC. Along with the drop of the capacitance, as shown in 
Fig. 3(a), the conduction losses Pctt, Pcdt in Tt, Dt is reduced 
and the conduction losses Pctb, Pcdb in Tb, Db is increased, as 
shown in Fig. 4(a), which verifies the conduction losses 
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analysis in Table V. In addition, the drop of the capacitance 
causes the reduction of the SM switching frequency and  the 
decrease of the switching losses Pstt, Psdt, Pstb, Psdb in Tt, Dt, Tb, 
Db, respectively, as shown in Figs. 4(b) and (c), which verifies 
the switching losses analysis in Table VI. Fig. 4(d) shows the 
power losses of the top switch/diode Tt/Dt and bottom 
switch/diode Td/Dd. It can be seen that, along with the 
capacitance drop, the power losses of the top switch/diode 
Tt/Dt is reduced and the power losses of the bottom 
switch/diode Td/Dd is increased, which results in that the error 
between the power losses of the top switch/diode Tt/Dt and the 
power losses of the bottom switch/diode Td/Dd is increased 
along with the capacitance drop. 
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Fig. 4.  Power losses of the SM1~SM6. (a) Conduction losses. (b) Switching 
frequency. (c) Switching losses. (d) Top and bottom switch/diode losses. 
Based on above analysis, the different capacitance in the 
different SMs would cause different ERs for the SMs, which 
would cause different Tt loss, Dt loss, Tb loss and Db loss in the 
different SMs, respectively. It would cause different aging 
speed of the Tt, Dt, Tb and Db in the different SMs, respectively, 
which results in the different lifetime of the Tt, Dt, Tb and Db in 
the different SMs, respectively, and therefore affects the 
reliability of the MMC. 
IV.  PROPOSED POWER LOSSES CONTROL FOR MMCS UNDER 
CAPACITOR DETERIORATION 
A.  Proposed Control Strategy 
Based on aforementioned analysis, although the capacitor 
voltages are kept balanced, the capacitance drop causes 
different ERs xer_au1~xer_aun for the SMs in the same arm. The 
different ERs of the SMs would result in different SM losses in 
the same arm and affect the reliability of the MMC. 
To improve the performance of the MMC, an ER control 
method is proposed for the MMC, as shown in Fig. 5, which 
can ensure that the ERs close to each other in the same arm. In 
Fig. 5, the capacitor voltage ucaui in the upper arm of phase A 
is monitored, which can be expressed as 
ucaui = udsm + Δucaui                                (17) 
where udsm is the dc component and ∆ucaui is the ripple 
component. In the steady state situation, the arm current does 
not affect the dc component udsm but the ripple component 
∆ucaui [24]. In the proposed ER control, the virtual capacitor 
voltage (VCV) u’caui is defined as 
u’caui = udsm + ki ∙ Δucaui                             (18) 
where ki is the coefficient. 
Based on the VCV u’cau1~u’caun, the voltage-balancing 
control [22] is implemented. The index list for the SMs in the 
arm is established through sorting VCV u’cau1~u’caun in 
ascending order. The required on-state SM number non is 
obtained by the arm reference xau, which is calculated not only 
based on the MMC control such as the active power control, 
reactive power control and dc-link voltage control but also the 
circulating current control. According to the index list, 
required on-state SM number non and the arm current, 
appropriate SMs will be switched to the “On” state, and the 
ER xer_au1~xer_aun for the SMs in the same arm will be 
generated, which can ensure the VCV balancing as 
u’cau1 = u’cau2 = ∙∙∙∙∙∙ = u’caun                         (19) 
Combining (2), (5), (8), (17)~(19), (20) can be obtained as 
_ 1 _ 2 _
1 2
1 2
1 1 1er au er au er aun
n
au au aun
x x x
k k k
C C C
+ + +
 =  =  =      (20) 
Based on (20), in order to keep the ERs xer_au1~xer_aun close 
to each other even if the capacitors Cau1~Caun are not the same 
in Fig. 5, the (21) should be satisfied. 
aun
n
auau C
k
C
k
C
k
===
2
2
1
1                        (21) 
From (21), it can be seen that the coefficient k1~kn in Fig. 5 
can be decided based on the SM capacitances in the arm. The 
capacitance in the MMC can be calculated based on the 
relationship among the capacitor’s voltage, current and 
capacitance [14, 15], where the capacitor voltage is monitored 
and the capacitor current is obtained based on the monitored 
arm current and the switching function. The capacitance 
estimation can be achieved with the high accuracy, where the 
error is less than about 1%. As a result, the proposed control in 
Fig. 5 can achieve that the ERs xer_au1~xer_aun are close to each 
other in the same arm. 
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Fig. 5.  Proposed ER control for the MMC under capacitor deterioration. 
B.  SM Power Loss Analysis Under Proposed Control Strategy 
With the proposed control strategy, the VCV u’cau1~u’caun 
are kept balanced. According to (17) and (18), the dc 
components in ucau1~ucaun are kept the same. The only 
difference is the ripple amplitude in ucau1~ucaun, which are with 
the relationship as 
k1 ∙ Δucau1 = k2 ∙ Δucau2 = ∙∙∙∙∙∙ = kn ∙ Δucaun               (22) 
Suppose that the electrolytic capacitor is used in the MMC 
and the capacitor needs to be replaced when its capacitance 
drops to 80% of the rated value, according to (22), the 
capacitor voltage ripple amplitude would be increased by 0.25 
p.u. at most. However, the capacitor voltage ripple amplitude 
is normally far less than the dc component udsm in the capacitor 
voltage [1-9]. Therefore, the impact of the different capacitor 
voltage ripple amplitudes on the MMC performance can be 
neglected, and the capacitor voltage ucau1~ucaun can be almost 
regarded as close to each other. As a result, the proposed 
control not only keeps the ERs xer_au1~xer_aun close to each 
other, but also almost keeps the capacitor voltage balancing, 
which would improve the losses distribution of the SMs in the 
same arm, as follows. 
1) Conduction losses: according to (13)~(16), the same 
xer_au1~xer_aun ensures that the conduction losses Pctt, Pcdt, 
Pctb and Pcdb in the SMs of the same arm would be close 
to each other, respectively. 
2) Switching losses: according to the voltage-balancing 
method [22], it is large possibility that the SMs in the 
same arm would work with the close switching 
frequency to produce the same ERs xer_au1~xer_aun, which 
would improve the switching losses distribution of the 
SMs in comparison with that without the proposed 
control strategy. 
Based on above analysis, it can be observed that the 
proposed control improves the conduction losses and 
switching losses of the semiconductors in the different SMs of 
the same arm, and therefore improves the reliability of the 
MMC. In comparison with [18] and [19], the proposed control 
considers both conduction losses balancing and switching 
losses balancing, where it not only can balance the power 
losses for the whole SM, but also can balance the power losses 
of the same type semiconductors in different SMs of the arm. 
In addition, owing to that the change of capacitance is 
normally slow, the coefficients k1~kn are not required to be 
updated in each control period, which simplifies the 
computation of virtual capacitor voltages and reduces the 
computation amount. 
In the proposed control shown in Fig. 5, the coefficients 
k1~kn corresponding to the n SM capacitances Cau1~Caun are 
used to regulate the n SM capacitor voltage ripples to balance 
the power losses distribution in the arm. If the fault occurs to 
the i-th SM such as switch fault, diode fault, capacitor fault 
and the faulty SM is detected by the fault detection methods 
[16], [27-29], the i-th SM would be immediately bypassed 
from the arm by the SM bypass switch shown in Fig. 1(b). In 
this situation, the coefficients k1~ki-1 and ki+1~kn corresponding 
to the rest n-1 SM capacitances Cau1~Cau(i-1) and Cau(i+1)~Caun 
are used to produces the n-1 virtual capacitor voltages 
u’cau1~u’cau(i-1) and u’cau(i+1)~u’caun, which are kept balanced by 
the voltage-balancing control and can ensure balancing SM 
power losses distribution for the rest n-1 SMs in the arm. 
V.  SIMULATION AND DISCUSSION  
To verify the proposed control, a three-phase MMC system 
is built with the time-domain simulation tool PSCAD/EMTDC, 
as shown in Fig. 6. The circulating current is suppressed with 
the method in [22]. The system parameters are listed in the 
Table VII. 
RfLf ea
eb
ec
oMMCs
P, Q
Udc
 
Fig. 6.  Block diagram of the simulation system. 
TABLE VII 
SIMULATION SYSTEM PARAMETERS 
Parameters Value 
DC-link voltage Udc (kV) 100 
Grid line-to-line voltage (kV) 220 
Grid frequency (Hz) 50 
Transformer voltage rating 50 kV/220 kV 
Number of SMs per arm n 100 
Nominal SM capacitance C (mF) 15 
Inductance Ls (mH) 10 
Load inductance Lf (mH) 2 
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A.  Enabling of Proposed Control 
Figs. 7~10 shows the performance of the three-phase MMC, 
where the active power P and the reactive power Q is 100 MW 
and 0 MVar in the MMC system, respectively. Here, the 
capacitances Cau2~Cau6 drop, where Cau2=13.5 mF, Cau3=12 mF, 
Cau4=10.5 mF, Cau5=9 mF, Cau6=7.5 mF, respectively, as 
shown in Fig. 3(a). 
In Fig. 7, the proposed control is enabled since 2 s. Fig. 7(a) 
shows the arm current iua. Figs. 7(b) and (c) show the capacitor 
voltage ucau1~ucau10, where the peak values of the ucau2~ucau6 
are increased to 1.08, 1.09, 1.1, 1.12 and 1.15 p.u., 
respectively, under the proposed control so as to improve the 
SM power losses distribution, which meets (21) and (22) in the 
proposed control. Suppose that the capacitor needs to be 
replaced when its capacitance is less than 80% of the rated 
value, it can be seen that the voltage peak value of the replaced 
capacitor is only 1.09 p.u., which is only increased by 1.8%. 
The ripple amplitudes in ucau1~ucau6 under the proposed control 
are shown in Fig. 7(d), which are far less than the capacitor 
voltages, as shown in Fig. 7(b). In addition, the THD of the 
arm current iua without and with the proposed control is shown 
in Fig. 7(e), respectively. The THD of the MMC’s output 
voltage uab without and with the proposed control is shown in 
Fig. 7(f), respectively. The THD of the MMC’s output current 
ia without and with the proposed control is shown in Fig. 7(g), 
respectively. The THD of the iua, uab and ia with the proposed 
control is almost the same to that without the proposed control, 
respectively, which shows that the proposed control has little 
impact on the performance of the MMC because the capacitor 
voltage ripple is quite small in comparison with the capacitor 
voltage. 
Figs. 8 and 9 show the performance of the MMC under the 
proposed control. Fig. 8(a) shows the dc component in 
xer_au1~xer_au6, which are quite small and can be negligible. Fig. 
8(b) shows the amplitude of the fundamental component in 
xer_au1~xer_au6, which are almost the same with each other and 
nearly equal to that in xau. As a result, the proposed control 
effectively improves the equivalent references in the MMC. 
With the proposed control, the conduction losses, switching 
losses and switching frequency in SM1~SM6 are nearly close 
to each other, respectively, as shown in Figs. 9(a)~(c). The 
losses of the top switch/diode and the losses of the bottom 
switch/diode in SM1~SM6 are nearly close to each other, 
respectively, as shown in Fig. 9(d). Therefore, the losses 
difference between the top switch/diode and the bottom 
switch/diode in SM1~SM6 are nearly close to each other, as 
shown in Fig. 9(d), which improves the power losses 
distribution in the arm in comparison with that without the 
proposed control shown in Fig. 4. 
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Fig. 7.  (a) iua. (b) ucau1~ucau10. (c) ucau1~ucau6. (d) Ripple amplitudes in ucau1~ 
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Fig. 9.  Power losses in SM1~SM6. (a) Conduction losses. (b) Switching 
losses. (c) Switching frequency. (d) Top and bottom switch/diode losses. 
Fig. 10 shows the efficiencies of the MMC without and with 
the proposed control, where the efficiency of the MMC 
without and with proposed control is quite close to each other. 
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Fig. 10.  Efficiency of MMCs without and with proposed control. 
B.  Analysis of Capacitor Voltage Ripple  
In the proposed control, the different capacitor voltage 
ripples may be cause because of the different SM capacitances 
according to (21) and (22), where the SM capacitor voltage 
ripple would increase more if the SM capacitance drops more. 
Normally, the deteriorated capacitor needs be replaced until its 
capacitance drops below the threshold value, such as 80% of 
the rated value [14]. Fig. 11 shows the voltage ripple of the 
SM capacitor whose value drops to 80% of the rated value. In 
the MMC system, the rated SM capacitance is 15 mH and the 
corresponding equivalent capacity discharging time constant is 
45 KJ/MVA, which is in the reasonable design range of the 
MMC [30]. From Fig. 11, it can be observed that the capacitor 
voltage ripple is increased along with the increase of the active 
power and reactive power. Even if the MMC works at the 
maximum power, the capacitor voltage ripple is still less than 
20% and in the allowable range [18], [31]. 
 
Fig. 11.  Capacitor voltage ripple under various power. 
C.  Impact of Capacitor Monitoring Accuracy 
The proposed control is based on the coefficients k1~kn, 
which are decided by the capacitor monitoring. As a result, the 
accuracy of the capacitor monitoring would affect the 
proposed control. Normally, the capacitance estimation can be 
achieved with high accuracy and the error is less than about 
1%. 
Figs. 12~15 show the semiconductor power loss errors ΔPctt, 
ΔPcdt, ΔPctb, ΔPcdb, ΔPstt, ΔPsdt, ΔPstb, ΔPsdb between SM 2 and 
SM 1, between SM 3 and SM 1, between SM 4 and SM 1, 
between SM 5 and SM 1, between SM 6 and SM 1, 
respectively. Fig. 12 shows the performance of the MMC 
without the proposed control. Figs. 13~15 show the 
performance of the MMC with the proposed control, where the 
different capacitor monitoring errors are considered for the 
MMC including 0, 0.5% and 1%. It can be observed that the 
semiconductor power loss errors would be increased along 
with the increase of the capacitor monitoring error. However, 
even the capacitor monitoring error reaches the maximum 
value, 1%, the semiconductor power loss errors are still quite 
smaller than those without proposed control. As a result, the 
proposed control effectively reduces the SM power losses 
unbalance in the arm of the MMC and improves the system 
reliability. 
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Fig. 12.  Semiconductor power losses errors without proposed control. (a) ΔPctt, ΔPcdt, ΔPctb, ΔPcdb, (b) ΔPstt, ΔPsdt, ΔPstb, ΔPsdb. 
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(a)                                                                                                                                 (b) 
Fig. 13.  Semiconductor power losses errors with proposed control and 0 capacitor monitoring error. (a) ΔPctt, ΔPcdt, ΔPctb, ΔPcdb, (b) ΔPstt, ΔPsdt, ΔPstb, ΔPsdb. 
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(a)                                                                                                                                 (b) 
Fig. 14.  Semiconductor power losses errors with proposed control and 0.5% capacitor monitoring error. (a) ΔPctt, ΔPcdt, ΔPctb, ΔPcdb, (b) ΔPstt, ΔPsdt, ΔPstb, ΔPsdb. 
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Fig. 15.  Semiconductor power losses errors with proposed control and 1% capacitor monitoring error. (a) ΔPctt, ΔPcdt, ΔPctb, ΔPcdb, (b) ΔPstt, ΔPsdt, ΔPstb, ΔPsdb. 
D.  Change of Power 
The dynamic performance of the MMC under the proposed 
control is shown in Fig. 16, where the reference of the active 
power is step changed from 90 MW to 50 MW. Figs. 16(a)~(c) 
show grid voltage uab, grid current ia and upper arm current iua 
in phase A. Fig. 16(d) shows the upper arm capacitor voltage 
ucau1~ucau10 in phase A, where the ripple amplitudes of the 
ucau1~ucau10 are reduced along with the reduction of the active 
power. Figs. 16(e) and (f) show the conduction losses and 
switching losses of the semiconductors in SM 1~6, where the 
MMC works at 90 MW active power; Figs. 16(g) and (h) show 
the conduction losses and switching losses of the 
semiconductors in SM 1~6, where the MMC works at 50 MW 
active power. It can be observed that the conduction losses and 
switching losses of each type semiconductor in SM 1~6 are 
kept balanced, respectively, with the proposed control. 
                       
(a)                                                                                                                                 (b) 
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Fig. 16.  (a) uab. (b) ia. (c) iua. (d) ucau1~ucau10. (e) SM conduction losses at 90 MW. (f) SM switching losses at 90 MW. (g) SM conduction losses at 50 MW. (h) 
SM switching losses at 50 MW. 
VI.  EXPERIMENTAL STUDIES  
A single-phase MMC with 7 SMs per arm, as shown in Fig. 
17(a), is built in the laboratory. Fig. 17(b) shows the photo of 
the experimental circuit, where the IXFK48N60P is adopted as 
the switch/diode. An uncontrolled rectifier with electrolytic 
capacitors constitutes the dc bus voltage. The system control 
algorithm is implemented in the dSPACE1005 and the drive 
signals from the dSPACE1005 are sent to the driving panel in 
each SM by the optical fiber. The circulating current is 
suppressed with the method in [22]. The system parameters are 
shown in the Table VIII. To verify the proposed control, the 
small capacitance Cau2=1.761 mF and Cau3=1.345 are used in 
the experimental circuit, which are measured with the UNI-T 
UT612 LCR meter at 100 Hz and 25oC. 
TABLE VIII 
EXPERIMENTAL SYSTEM PARAMETERS 
Parameters Value 
DC-link voltage Vdc (V) 300 
Rated frequency (Hz) 50 
Capacitor Cin (mF) 2.2 
Nominal capacitor Csm (mF) 2.35 
Inductor Ls (mH) 3 
Load inductor L (mH) 1.8 
Load resistor R (Ω) 10 
Switching frequency (kHz) 5 
Fig. 18 shows the performance of the MMC, where the 
proposed control is enabled since 0.1 s. Fig. 18(a) shows the 
arm current iua. Fig. 18(b) shows the capacitor voltage ucau1, 
ucau2 and ucau3 in SM1, SM2 and SM3, respectively. Before 0.1 
s, all capacitor voltages are kept balanced and the ripple 
amplitudes of all capacitor voltages are nearly the same with  
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(a)                                                 (b) 
Fig. 17. (a) Experimental circuit. (b) Photo of the experimental system. 
each other. After 0.1 s, the ripple amplitudes of the capacitor 
voltage ucau2 and ucau3 are increased under the proposed control 
so as to improve the SM power losses distribution, where the 
maximum peak value of the capacitor voltage is increased by 
0.03 p.u. (1.7 V). Fig. 18(c) shows ucau1, ucau2 and ucau3 under 
the proposed control, where the ripple amplitude of the ucau1, 
ucau2 and ucau3 are 5.6 V, 7 V and 9.2 V, respectively, which 
meets the (21) and (22) in the proposed control. The ripple 
amplitudes of the capacitor voltages are far less than the 
capacitor voltages, as shown in Figs. 18(b) and (c). In addition, 
Fig. 18(d) shows that the THD of the upper arm current iua 
with the proposed control is almost the same to the THD of the 
iua without the proposed control, which shows that the 
proposed control has little impact on the performance of the 
MMC. 
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Fig. 18.  Performance of MMCs. (a) iua. (b) ucau1~ucau3. (c) ucau1~ucau3. (d) THD analysis of iua. 
Figs. 19 and 20 show the losses of the MMC with and 
without the proposed control, respectively, which includes the 
losses in SM1~SM7. The losses are calculated based on the 
experimental current and the semiconductor specifications 
from the manufacturer. 
If the proposed control is not adopted, as shown in Fig. 19, 
along with the drop of the capacitance Cau2 in SM2 and the 
capacitance Cau3 in SM3, the conduction losses of Tt, Dt are 
gradually reduced from SM2 to SM3, respectively; the 
conduction losses of Tb, Db are gradually increased from SM2 
to SM3, respectively; the switching frequency is gradually 
reduced from SM2 to SM3; the switching losses are gradually 
reduced from SM2 to SM3. Consequently, the loss difference 
between the top switch/diode and the bottom switch/diode is 
gradually increased from SM2 to SM3, which would affect the 
reliability of the MMC. However, if the proposed control is 
used, as shown in Fig. 20, the conduction losses of Tt, Dt are 
nearly kept the same in SM1~7, respectively; the conduction 
losses of Tb, Db are nearly kept the same in SM1~7, 
respectively; the difference of the switching frequency is 
reduced among SM1~7; the switching losses in SM1~7 are 
quite close to each other. As a result, the losses differences 
between the top switch/diode and the bottom switch/diode in 
SM1~7 are quite close to each other, which effectively 
improves the reliability of the MMC under capacitor 
deterioration.
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Fig. 19.  Performance of MMCs without proposed control including (a) Conduction losses of Tt and Dt. (b) Conduction losses of Tb and Db. (c) Switching losses 
of Tt and Dt. (d) Switching losses of Tb and Db. (e) SM switching frequency. (f) Top and bottom switch/diode losses. (g) Loss difference. 
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Fig. 20.  Performance of MMCs with proposed control including (a) Conduction losses of Tt and Dt. (b) Conduction losses of Tb and Db. (c) Switching losses of 
Tt and Dt. (d) Switching losses of Tb and Db. (e) SM switching frequency. (f) Top and bottom switch/diode losses. (g) Loss difference. 
Fig. 21 shows the efficiency of the MMC without and with 
the proposed control. It can be observed that the efficiencies of 
the MMC without and with the proposed control are quite 
close to each other. 
Fig. 22 shows the dynamic performance of the MMC with 
the proposed control, where the modulation index is reduced 
to half. Figs. 22(a) and (b) show that the arm current ia and the 
ripples of capacitor voltages ucau1~ucau3 are reduced. With the  
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Fig. 21.  Efficiency of MMCs without and with proposed control. 
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proposed control, the conduction losses of Tt, Dt, Tb, Db and 
the switching losses of Tt, Dt, Tb, Db in different SMs of the 
arm are still kept balanced, respectively, when the modulation 
index is reduced to half, as shown in Figs. 22(c)~(f). 
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Fig. 22.  Dynamic performance of MMCs with proposed control including (a) 
iua. (b) ucau1~ucau3. (c) Conduction losses of Tt and Dt. (d) Conduction losses 
of Tb and Db. (e) Switching losses of Tt and Dt. (f) Switching losses of Tb and 
Db. 
VII.  CONCLUSIONS 
In this paper, the SM power losses distribution in the arm of 
the MMC under capacitor deterioration is analyzed in detail. 
The capacitor drop results in the different ERs for the SMs in 
the same arm and causes unbalanced SM power losses 
distribution in the same arm, where the losses of the switch Tt, 
diode Dt, switch Tb and diode Db would be different in the 
SMs with different capacitances, respectively, and therefore 
affects the MMC reliability. An ER control method is 
proposed for improving the reliability of the MMC under 
capacitor deterioration. Through the voltage-balancing control 
for the virtual capacitor voltages, the ERs for the SMs in the 
same arm can be kept close to each other. It improves the 
unbalanced SM power losses distribution in the same arm, 
where the losses of the switch Tt, diode Dt, switch Tb and diode 
Db would be close to each other in the SMs with different 
capacitances, respectively, and therefore improves the 
reliability of the MMC under capacitor deterioration. The 
simulation and experiment results show the effectiveness of the 
proposed control strategy. 
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